

Laboratory 1

(Due date: **002/003**: Jan. 31st, **004**: Feb. 1st, **006**: Feb. 2nd)

OBJECTIVES

- ✓ Introduce VHDL Coding for FPGAs.
- ✓ Learn to write testbenches in VHDL.
- ✓ Learn the Xilinx FPGA Design Flow with the Vivado HL: Synthesis, Simulation, and Bitstream Generation.
- ✓ Learn how to assign FPGA I/O pins and download the bitstream on the Nexys™ A7-50T Board (or A7-100T).

VHDL CODING

- ✓ Refer to the [Tutorial: VHDL for FPGAs](#) for a list of examples.

NEXYS™ A7-50T FPGA TRAINER BOARD SETUP

- The Nexys A7-50T Board can receive power from the Digilent USB-JTAG Port (J6). Connect your Board to a computer via the USB cable. If it does not turn on, connect the power supply of the Board.
- Nexys A7-50T documentation: Available in [class website](#).

FIRST ACTIVITY (100/100)

DESIGN PROBLEM

- A doctoral student is defending his Dissertation. A 4-member committee is in charge of evaluating the work. The members vote to accept or reject the work. A simple majority vote is required. In case of a tie, the chair of the committee makes the final determination.
- We assign a, b, c, d to the vote of each committee member (d represents the vote of the chair of the committee), where '1' means accept, and '0' reject.
- Design a circuit that generates $f = 1$ when the committee accepts the work, and $f = 0$ if the work is rejected.
The Boolean variables a, b, c, d are represented by 4 switches ('0': switch is OFF, '1': switch is ON). The Boolean variable f is represented by an LED ('1': LED is ON, '0': LED is OFF).

a	b	c	d	f
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1

- ✓ Complete the truth table for this circuit: (5 pts)

 - ✓ Derive (simplify if possible) the Boolean expression: (10 pts)
- $f =$

PROCEDURE

- **Vivado Design Flow for FPGAs: complete the following steps (follow the order strictly): (85 pts)**
 - ✓ Create a new Vivado Project. Select the corresponding Artix-7 FPGA device as per the table:

Kit	Artix-7 FPGA Device	Master XDC File	Comments
Nexys A7-50T	XC7A50T-1CSG324I	Nexys-A7-50T-Master.xdc	Recommended board.
Nexys A7-100T	XC7A100T-1CSG324C	Nexys-A7-100T-Master.xdc	
Basys 3	XC7A35T-1CPG236C	Basys-3-Master.xdc	Suggested if you only take ECE2700
Nexys 4	XC7A100T-1CSG324C	Nexys4_Master.xdc	Discontinued
Nexys 4 DDR		Nexys4DDR_Master.xdc	

- ✓ Write the VHDL code that implements the simplified Boolean expression. Synthesize your circuit (Run Synthesis).

